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A New Cascaded Multilevel H-Bridge Drive
Keith Corzine, Member, IEEE, and Yakov Familiant, Student Member, IEEE
Abstract—In this paper, a general structure for cascaded power
converters is presented in which any number of H-bridge cells
having any number of voltage levels are series connected to form
an inverter phase leg. Equations are introduced for determining
an optimal voltage ratio of dc voltages for the H-bridge cells which
will maximize the number of voltage levels obtainable resulting
in high power quality. Special cases of the generalized inverter
are presented including novel 11-level and 15-level inverters.
Laboratory measurements demonstrate the proposed inverter
performance.
Index Terms—Cascaded, hybrid, medium voltage, multilevel,
power quality, three-level.
I. INTRODUCTION
MULTILEVEL power conversion has become increas-ingly popular in recent years due to advantages of high
power quality waveforms, low electromagnetic compatibility
(EMC) concerns, low switching losses, and high-voltage capa-
bility [1]–[4]. The primary disadvantage of this technology is
the large number of semiconductor devices required. This does
not yield a significant cost increase since lower-voltage devices
may be used. However, an increase in gate drive circuitry and
more elaborate mechanical layout are required.
Although the diode clamped multilevel inverter [2]–[5] is
commonly discussed in the literature, there has been consid-
erable interest in the series connected or cascaded H-bridge
inverter topologies [6]–[25]. The primary advantage of this
structure is its simplicity and that fewer or more H-bridge cells
can be cascaded in order to decrease or increase the voltage
and power level respectively. The main disadvantage of this
topology is that each H-bridge cell requires an isolated dc
source. The isolated sources are typically provided from a
transformer/rectifier arrangement [6], but may be supplied
from batteries, capacitors [8] or photovoltaic arrays [17]. This
topology was recently patented by Robicon Group in 1996 [6]
and is one of the companies standard drive products.
Recent advances in cascaded H-bridge inverters include uti-
lizing different dc voltages on each series H-bridge in order to
increase the number of voltage levels and improve the power
quality [19]–[23]. This concept was recently patented in 1998
[22] and 1999 [23].
In other research, two five-level H-bridge cells, operating at
the same dc voltage, were cascaded forming a novel type of
inverter [24] which can operate as a nine-level inverter. In this
paper, the general idea of cascading multilevel H-bridge cells is
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introduced. This differs from previous research [19]–[24] in that
there may be any number of cells, each with an arbitrary number
of levels, and each with a unique dc voltage value in order to
maximize power quality. This new topology will be referred to
as a cascaded multilevel H-bridge inverter.
This paper contains generalized mathematical equations for
determining the dc voltage ratio required in order to maximize
power quality based on the number of multilevel cells. Labo-
ratory validation of the new topology is presented in which a
five-level H-bridge inverter is cascaded with a three-level in-
verter yielding up to 15-level performance.
II. GENERALIZED CASCADED TOPOLOGY
Fig. 1 shows the structure of the generalized multilevel in-
verter. Therein, each phase consist of multilevel H-bridge cells
each with an isolated dc source. One advantage of this structure
is that more or fewer H-bridge cells can be cascaded depending
on the desired power quality. For system symmetry, it is reason-
able to utilize the same set of dc voltages for each phase (i.e.,
where ). As can be seen,
the inverter ground is isolated from the machine neutral point
and each phase-to-ground voltage , and is directly
controlled by the ac output of the individual multilevel H-bridge
cells as
(1)
where represents the phase and can be or . The machine





For analysis purposes, it is sometimes helpful to transform the
machine voltages into the - stationary reference fame using
(5)
(6)
As with the standard cascaded H-bridge inverter [6]–[18], the
power quality of the cascaded multilevel H-bridge inverter may
be greatly improved through utilization of different dc voltages
on each cell [19]–[23]. In particular, according to the maximal
distention principle introduced in [3], it can be shown that the
0885–8993/02$17.00 © 2002 IEEE
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Fig. 1. Topology of the proposed cascaded multilevel H-bridge drive.
number of voltage levels is maximized if the dc voltages are set
according to
(7)
where is the number of voltage levels that the th H-bridge
cell is capable of producing. Using the voltage ratios set by (7),
the number of line-to-ground voltage levels is the product of the
number of levels of the individual inverters or
(8)
As the number of levels is increased in a particular design, the
power quality is improved which may be seen by an increase in
the number of voltage vectors in the - plane [3]. The number
of voltage vectors for a given number of levels can be calculated
from
(9)
In the following sections, specific examples of the generalized
topology are considered.
A. Three-Level H-Bridge Cells
Fig. 2 shows the a-phase of a cascaded H-bridge inverter uti-
lizing two three-level cells. This structure may be related to
Fig. 1 by noting the points labeled a and g. The b- and c-phases
are identical to the a-phase. Herein, cascaded H-bridge inverters
Fig. 2. Cascade-3/3H topology.
will be designated according to the voltage levels of the indi-
vidual H-bridge cells. Under this labeling scheme, the inverter
of Fig. 2 will be referred to as a Cascade-3/3H inverter. This is
the topology originally patented by Robicon [6] and is a pop-
ular power converter for motor drives [6], [9], [15], [18], power
supplies [7], [13], [17], and ac power systems [8], [11], [12],
[14], [16]. In terms of the general mathematical description, it
can be noted that , and . If the dc voltage
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TABLE I
CASCADE-3/3H STATES
(v = v = E)
TABLE II
CASCADE-3/3H STATES (v = 3v = 3E)
of each cell is set to the same value ,
then the resulting inverter can operate with five voltage levels.
Table I shows the zero and positive voltage levels obtainable
from this inverter as well as the voltage levels from the indi-
vidual H-bridge cells. As can be seen, positive levels of and
are possible output voltages as well as . Due to the inverter
symmetry, it is also possible to have negative output voltages
of and for a total of five voltage levels. The negative
voltage levels are excluded in Table I for compactness. From
Table I, it can be seen that there are three redundant possibili-
ties for switching to and two possibilities for .
It will be shown below that the amount of redundancy will de-
crease as the power quality is increased.
According to (7) the number of voltage levels can be maxi-
mized if . Furthermore, it should be possible to
achieve nine voltage levels according to (8). Table II shows the
details of nine-level operation with .
It is evident by the absence of redundancy in Table II that
this operation fully utilizes the voltage level capability of this
structure. However, the lack of redundancy may be problematic
if the inverter is supplied from transformer/rectifier sources. As
an example, consider switching state where
. It is likely in inverter operation that the current would
be positive when causing current to flow into the
isolated source . since transistors and are gated on
for this state. Due to this problem, nine-level performance may
not be achievable in all applications.
Although it may not be possible to utilize the maximum
number of voltage levels in this inverter, it is possible to
improve the power quality by utilizing a voltage ratio of
which results in seven-level performance [23].
Table III shows the zero and positive switching states for the
case where .
With the redundancy reinstated, a choice exist for the state
which can be made according to the direction of
so as to avoid current flowing into the positive terminal of a
rectifier source. Although there is no redundant state for
TABLE III
CASCADE-3/3H STATES (v = 2v = 2E)
Fig. 3. Five-level H-bridge inverter.
, it is unlikely that the phase current would be negative when
the phase voltage is near its peak in an inverter application.
B. Multilevel H-Bridge Cells
Fig. 3 shows an example of a multilevel H-bridge inverter
which is constructed from two halves of a diode-clamped in-
verter connected to the same bank of series capacitors. As in
Fig. 2, only the a-phase is shown since the b-phase and c-phase
have identical structures. This topology is presently being pro-
duced by General Electric in their Innovation Series [18]. Al-
though the inverter in Fig. 3 is a five-level structure, the concept
may be expanded to any odd number of voltage levels [5].
By suitable switching of the inverter transistors, the points a
and g in Fig. 3 may be connected into any of the points ,
and [5]. Assuming that the dc voltage is set to
and each capacitor remains charged to half of the dc voltage,
the inverter output voltage may be set to the five distance
levels , and .
Capacitor voltage balancing in this topology may be accom-
plished in a straightforward way through redundant state selec-
tion [2]. As can be seen from Fig. 3, switching to output volt-
ages of , and will not result in current draw from
the neutral point and therefore will not effect the capacitor
voltage balance. However, when a voltage of or is re-
quired, the neutral junction will be utilized. As an example of
how the redundant state switching is accomplished, consider the
case where an output voltage of is desired and the phase cur-
rent is positive. One possibility is to switch the point a to
junction and the ground g to . This choice will tend to
charge the lower capacitor sine the current is flowing into the
neutral junction. The other possibility is to switch the point a
to junction and the ground g to junction . This will result
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Fig. 4. Cascade-5/3H inverter topology.
TABLE IV
CASCADE-5/3H STATES> (v = 6v = 6E)
in a current out of the neutral junction which will discharge the
lower capacitor. The choice can then be readily made depending
on whether the lower capacitor is under- or over-charged rela-
tive to the upper one.
C. Cascaded Multilevel H-Bridge Inverters
As stated above, the purpose of this paper is to introduce the
general idea of cascading any number of multilevel H-bridge
cells each having an arbitrary number of voltage levels and a
unique dc voltage. The simplest example which demonstrates
this is the cascade-5/3H inverter shown in Fig. 4 where the
five-level inverter from the previous section is cascaded with
a three-level H-bridge cell. Rectifier dc sources are shown in
Fig. 4 in order to correspond to the laboratory system which will
be described in a later section. In terms of the general mathemat-
ical description, , and . According to (7),
the voltage ratio which yields the maximum number of voltage
levels is which will yield 15-level performance
according to (8). By setting , the 15-level
output voltages may be expressed in terms of the individual in-
verter cells as shown in Table IV.
As with the cascade-3/3H inverter, the maximum power
quality will not be obtainable if is a nonregenerative
TABLE V
CASCADE-5/3H STATES (v = 4v = 4E)
Fig. 5. Required dc bus capacitance versus frequency.
source (such as a transformer/rectifier source). In this case,
the number of voltage levels must be reduced in order to
re-gain switching state redundancy. The next lowest dc voltage
ratio that will produce even voltage steps in this topology
is . Table V shows the H-bridge cell output
voltages for this case.
With the switching states shown in Table V, the performance
has been reduced from its maximum of 15-level to 11-level.
However, a choice between the and output voltages can
be made at the appropriate times in order to ensure positive av-
erage current draw from a rectifier source supplying .
At this point, some practical aspects of cascaded multilevel
inverters will be discussed. One disadvantage of series H-bridge
type inverters is that the dc supplies feed one phase of the in-
verter. The resulting capacitor voltage ripple is then twice the
fundamental frequency and can be large in magnitude; espe-
cially at low fundamental frequencies. In order to illustrate this
point, a detailed simulation of the cascade-5/3H system was cre-
ated. The capacitance and (as labeled in Fig. 4) were
varied together in order to maintain 0.75% voltage ripple in
for a range of commanded fundamental frequencies .
Fig. 5 shows the simulation results. As can be seen, the capaci-
tance required becomes unreasonably large at low frequencies.
At 60 Hz, a value of F is needed, and at 2 Hz,
the capacitance should be F. However, it should
be pointed out that the magnitude of the inverter ac commanded
voltage in this simulation was held constant. In systems where
the commanded voltage is lowered with frequency, the required
capacitance may not be an issue.
Another aspect of the cascaded multilevel inverter proposed
herein is that dc sources of different values must be provided.
CORZINE AND FAMILIANT: NEW CASCADED MULTILEVEL H-BRIDGE DRIVE 129
For voltage isolation, it is preferable to have dc sources of the
same value. However, cascaded H-bridge inverters using sepa-
rate dc voltages have been constructed with dc voltage levels up
to 3 kV [21] for high-power industrial drive applications. In gen-
eral, cascaded multilevel inverters can be utilized in medium-
voltage drives as has been demonstrated by Robicon Group [6]
and General Electric [18]. Other applications include Naval ship
and submarine propulsion [5].
III. MULTILEVEL VOLTAGE-SOURCE MODULATION
The objective of voltage-source modulation methods is to ob-
tain commanded load voltages. Typically, the commanded volt-




where is the total dc voltage available, or
(13)
The modulation index controls the voltage magnitude and
has a range of 0 to 1. Additionally, a third harmonic term may be
commanded to extend the output voltage range [5]. In (10)–(12),
is the converter electrical position which may be related to a
desired fundamental frequency by
(14)
Commanded voltages are obtained by first defining a
three-phase set of duty cycles which will be offset so that they





The duty cycles defined by (15)–(17) can be compared to a
set of high-frequency triangle waveforms in order to
produce a generalized switching state for each phase [5]. An
example of this is shown in Fig. 6. In this example, the a-phase
duty-cycle is compared to ten triangle waveforms in order to
produce an 11-level switching state which has a range of 0 to
10 [3]. Similarly, the b- and c-phase duty cycles are compared
to the same triangle waveforms to produce switching states
and . As a final step, the generalized switching states from the
modulation method are related to the switching of the individual
inverters. First, it can be noted that the a-phase line-to-ground
voltage resulting from the modulator switching state is
(18)
Fig. 6. Eleven-level inverter transistor signals.
Fig. 7. Cascade-5/3H inverter laboratory measurements (demonstrating
15-level performance).
if is given the value of . Once this is known, the
11-level switching table (Table V) can be used to determine
the switching of the individual inverter cells. For laboratory
implementation, the table (along with redundant state selection
necessary to balance capacitor voltages and ensure positive
dc source currents) may be programmed into an erasable pro-
grammable logic device (EPLD) or included in the DSP code.
This table can also map the switching states to individual tran-
sistor signals according to typical multilevel inverter operation
[3]. Fig. 6 also shows the transistor signals for a cascade-5/3H
inverter operating in the 11-level mode as predicted by a de-
tailed simulation. In this example, the fundamental frequency
is Hz and the triangle waveform frequency was set to
a relatively low value of 2.4 kHz in order to clearly illustrate
the switching. The resulting transistors signals are shown for
the odd number transistors. Even numbered transistor gating
signals are the complement of the odd numbered signals.
IV. LABORATORY VALIDATION
In order to validate the proposed concept, the inverter of Fig. 4
was constructed and tested in both the 15-level and 11-level
modes. For the 15-level mode, a single-phase resistive-induc-
tive load with parameters and mH was
connected to the output voltage . The dc voltage was
supplied by a battery source and had a voltage of 72 V. The dc
voltage was supplied by a transformer/rectifier source and
set to 432 V in accordance with (7). The capacitance value of
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Fig. 8. Laboratory system diagram for 11-level inverter.
this source was F. The modulation parame-
ters for this study were and Hz. In this study,
redundant state selection balancing was implemented for the ca-
pacitor voltages on the five-level H-bridge cell. Fig. 7 shows the
resulting load voltage and current . As can be seen, fifteen
voltage levels are present yielding a outstanding power quality.
The next study involved utilization of transformer/rectifier
sources to supply all dc voltages and verification of 11-level
operation. Fig. 8 shows a full system diagram of the system.
Therein, the three-level and five-level cells contain a rectifier
and inverter as shown in Fig. 4. As can be seen, each five-level
cell is supplied by a separate three-phase transformer. The three-
level cells are supplied from the individual phases of a three-
phase transformer in a similar manner as described in [6]. The
load for this study was a 5.2 kW three-phase induction motor.
The dc voltages were set to V and
V. The modulation parameters were the same as in the 15-level
study. Fig. 9 shows the motor a-phase line-to-line voltage
and a-phase current . The voltage and current THD’s in this
study were 6.83% and 3.74%, respectively. Although the power
quality is not as high as the 15-level case, it is still considerably
high when compared to the cascade-3/3H inverter which uses
the same number of isolated dc sources. It should also be pointed
out that the power quality may be further increased without in-
creasing the number of isolated dc sources by using cells with
Fig. 9. Cascade-5/3H inverter laboratory measurements (demonstrating
11-level operation).
Fig. 10. Cascade-5/3H measured voltage vector diagram.
a higher number of voltage levels (such as a cascade-5/5H in-
verter).
The lower and upper capacitor voltages on the a-phase five-
level cell are also shown in Fig. 9. Fig. 10 shows the voltage
vector plot from this study which was obtained by transforming
the inverter line-to-ground voltages to the stationary - refer-
ence frame according to (2)–(6). From (9), it can be determined
that there are 331 voltages vectors available for this inverter. The
high number of voltage vectors leads to a utilization of voltage
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vectors in a nearly perfect circular pattern when compared to
that of inverters with a lower number of voltage levels [3].
V. CONCLUSION
This paper has presented the concept of using multilevel
H-bridge cells in cascaded inverters. This concept, as well as
supplying each cell with a unique dc voltage, can result in a high
number of voltage levels. However, it was shown that in some
cases the power quality must be lowered slightly in order to
ensure that the current drawn from transformer/rectifier sources
remains positive. The new inverter was experimentally verified
by cascading a five-level H-bridge cell with a three-level
H-bridge cell. Fifteen-level performance was achieved when
using a battery source for the three-level cell. Operation of
the three-level cell from a rectifier source required that the
overall voltage levels be reduced to 11-level. For this inverter,
a line-to-line voltage THD of 6.83% was obtained.
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